Qi Xu(ÐìÆæ)

alt text 

Lecturer
School of Electronic Science and Applied Physics (in Chinese)
Hefei University of Technology
Office: Room B502, Kejiao Building, Feicuihu Campus
Phone: +86-13515659992
Email: xuqi[@]hfut.edu.cn

Biography

I'm currently a lecturer in the School of Electronic Science and Applied Physics, Hefei University of Technology. I received my PH.D. in Electronic Science and Technology from University of Science and Technology of China in 2018, and my B.E. degree in microelectronics from AnHui University in 2012.

My research interests include physical design automation and design for reliability for 3-D integrated circuits.[My Resume] [Google Scholar]

Publications

Journal papers

  1. Song Chen, Mengke Ge, Zhigang Li, Jinglei Huang, Qi Xu*, Feng Wu, ¡°Generalized Fault-Tolerance Topology Generation for Application Specific Network-on-Chips¡±, accepted by IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 2019. (CCF-A, SCI).

  2. Qi Xu, Hao Geng, Song Chen, Bei Yu, Feng Wu, ¡°Memristive Crossbar Mapping for Neuromorphic Computing Systems on 3D IC¡±, accepted by ACM Transactions on Design Automation of Electronic Systems (TODAES), 2019. (CCF-B, SCI).

  3. Qi Xu, Song Chen, Hao Geng, Bo Yuan, Bei Yu, Feng Wu, Zhengfeng Huang, ¡°Fault Tolerance in Memristive Crossbar-Based Neuromorphic Computing Systems¡±, accepted by Integration, the VLSI Journal, 2019. (CCF-C, SCI).

  4. Song Chen, Jinglei Huang, Xiaodong Xu, Bo Ding, Qi Xu, ¡°Integrated Optimization of Partitioning, Scheduling, and Floorplanning for Partially Dynamically Reconfigurable Systems¡±, accepted by IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 2018. (paper) (CCF-A, SCI).

  5. Song Chen, Qi Xu*, Bei Yu, ¡°Adaptive 3D-IC TSV Fault Tolerance Structure Generation¡±, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), vol. 38, no. 5, pp. 949-960, 2019. (paper) (CCF-A, SCI).

  6. Qi Xu, Song Chen, Xiaodong Xu, Bei Yu, ¡°Clustered Fault Tolerance TSV Planning for 3D Integrated Circuits¡±, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), vol.36, no.8, pp.1287-1300, 2017. (paper)(CCF-A, SCI).

  7. Qi Xu, Song Chen, Bin Li, ¡°Combining the Ant System Algorithm and Simulated Annealing for 3D/2D Fixed-Outline Floorplanning¡±, Applied Soft Computing, vol.40, pp.150-160, March, 2016. (paper)(SCI).

  8. Qi Xu, Song Chen, ¡°Fast Thermal Analysis for Fixed-outline 3D Floorplanning¡±, Integration, the VLSI journal, 2017. (paper)(CCF-C£¬SCI).

  9. Aolin Sun, Qi Xu, Song Chen, ¡°Resource Scheduling Algorithm for Multi-core System Chip with Dark Silicon¡±, Journal of Computer-Aided Design & Computer Graphics, vol.29, no.6, pp.1145-1154, 2017. (paper)(EI).

Conference papers

  1. Qi Xu, Song Chen, Bei Yu, Feng Wu, ¡°Memristive Crossbar Mapping for Neuromorphic Computing Systems on 3D IC¡±, The 28th edition of the ACM Great Lakes Symposium on VLSI(GLSVLSI), Chicago, USA, May, 2018.(CCF-C, EI).

  2. Qi Xu, Song Chen, Bin Li, ¡°Ant system based 3D fixed-outline floorplanning¡±, 12th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT), October, 2014, pp.356-359.(paper)(EI).

  3. Xiaodong Xu, Qi Xu, Jinglei Huang, Song Chen, ¡°An Integrated Optimization Framework for Partitioning, Scheduling and Floorplanning on Partially Dynamically Reconfigurable FPGAs¡±, The 27th edition of the ACM Great Lakes Symposium on VLSI(GLSVLSI), pp.403-406, Alberta, Canada, May, 2017.(paper) (CCF-C, EI).

Experience

Visiting Scholar | Southern University of Science and Technology

Research Assistant | The Chinese University of Hong Kong

Paper Review

Useful Links